3 <sup>0</sup>
196. (twice amended) An integrated circuit device comprising
input receiver circuitry to sample an operation code
synchronously with respect to a first transition of an external clock
signal, the operation code specifying a read operation; and
output driver circuitry to output data in response to the
operation code, wherein:
the output driver circuitry outputs a first portion of data
in response to a rising edge transition of the external clock
signal; and
the output driver circuitry outputs a second portion of data
in response to a falling edge transition of the external clock
signal.